




FIG. 1


















FIG. 8



F/G. 9

SYMBOL	NAME	REMARK
0	227	Vcc SUPPLY
#	GND	GND SUPPLY
•	VPPX1	POSITIVE VOLTAGE SUPPLY 1 ON WORD DRIVERS
•	VPPX2	POSITIVE VOLTAGE SUPPLY 2 ON WORD DRIVERS
>	VSSXS	NEGATIVE VOLTAGE SUPPLY FOR SOURCE ON WORD DRIVERS
\triangleright	VSSXW	NEGATIVE VOLTAGE SUPPLY FOR WELL ON WORD DRIVERS
0	ΥРРΥ	Y-SW&Z-SW SUPPLY
	VCC1	LEVEL-SHIFTER SUPPLY
\otimes	VCCSA	SENSE AMPLIFIER SUPPLY
	MddA	PROGRAMMING CIRCUIT SUPPLY
\triangleright	VSSE	NEGATIVE VOLTAGE SUPPLY FOR CONTROLLING Z-SW, SUBSTRATE AND SOURCE


ſ		ı —	Γ	I		r	1		T	I
Z-SW & SOURCE & SUBSTRATE	MOJ	VSSE	QND	GND,	-9.5V (*2)	-9.5V (*2)	GND	GND	GND	GND
AMMING	HIGH	МЬМ	6.5V (* 1)	Vcc⇔6.5V (BOOSTING)	SSA	SSA	22/	Vcc))	Λcc
SENSE PROGRA		VCCSA	VfixA (Vsft)	VfixA (Vsft)	VfixA (Vsft)	VfixA (Vsft)	VfixA (Vsft)	VfixA (Vsft)	22/	Vcc
LEVEL- SHIFT		VCC1	VfixA (Vsft)	VfixA (Vsft)	VfixA (Vsft)	VfixA (Vsft)	VfixA (Vsft)	VfixA (Vsft)	VfixA (Vread)	VfixA (Vread)
Y-DEC & Z-DEC	HIGH	γррγ	9.5V (*1)	Vcc⇔9.5V (BOOSTING)	VfixA (Vsft)	VfixA (Vsft)	VfixA (Vsft)	VfixA (Vsft)	Ncc	Λcc
	W	VSSXW	-9.5V (*2)	GND⇔-9.5V (BOOSTING)	GND	GND	GND	QND	GND	GND
X-DEC	LOW	VSSXS	-9.5V (*2)	GND⇔-9.5V (BOOSTING)	GND	GND	GND	GND	GND	GND
×	Ŧ.	VPPX2	VfixA (Vsft)	VfixA (Vsft)	9.5V (*1)	Vcc	VfixA (Vsft)	6.5V (*1)	VfixA (Vread)	VfixA (Vread)
	HIGH	VPPX1	GND	Vsft⇔GND	9.5V (*1)	Vcc	VfixA (Vsft)	6.5V (*1)	VfixA (Vread)	VfixA (Vread)
U + < 			PROGRAMMING	PROGRAMMING VSft⇔GND VfixA (VSft) SETUP	ERASURE	ERASURE SETUP	PROGRAMMING VfixA (Vsft) VfixA (Vsft)	ERASE VERIFY	READ	


*1: POSITIVE BOOSTING *2: NEGATIVE BOOSTING

	VPPX1	PX1 VPPX2	1	VSSXS VSSXW	√ррү	VCC1	VCCSA	WPPW	VSSE
9.5V (*1)	•	•			•				
6.5V (*1)	•	•						•	
Vcc	•	•			•	•	•	•	
VfixA	•	•			•	•	•		
GND	•		•	•					•
-9.5V (*2)			•	•					•

*1: POSITIVE BOOSTING *2: NEGATIVE BOOSTING

FIG. 12








FIG. 15

POSITIVE VOLTAGE MONITOR







FIG. 16

REFERENCE VOLTAGE TRIMMING











FIG. 20







FIG. 22


WELL BIAS CHANGING METHOD FOR NEGATIVE VOLTAGE BOOSTING CIRCUIT GN9 SR-FF SET SIGNAL OUTPUT VOLTAGE

VfixB

SNS SNS

WELL BIAS VOLTAGE





L	(
C	1	1
(r	•
_	_)
Ē	ī	_
_	_	-

			•			
	bit0	Ω_	EBO			
411	bit1	ш	EB1	1		
NEW PROVIDED BITS FOR PROGRAMMING / ERASURE	bit2	Уd	EB2	BR0	VMO	
DED BIT	/ bit3	EV	EB3	VR1	VM1	
PROVIE BRAMMI	bit4	PSU	EB4	VR2	VM2	7
NEW PROG	bit5	ESU	EBS	VR3	VM3	
	pit6	SWE	EB6	VR4	VM4	
NOIL	bit7	FWE	EB7	TEVR	TEVM	
FIC/	A2	0	0	0	. 🕶	
DECI	A2	0		-	-	
R Si	A2	0	0	-	-	
REGISTER SPECIFICATION		FLMCR1	EBR1	TRMR1	TRMR2	

FOR TRIMMING

FIG. 26

ONE BLOCK ERASURE FLOWCHART







FIG. 27



PROGRAMMING FLOWCHART





(*) ERASE STATE OF THE MEMORY CELL IS "1"
PROGRAMMING IS EXECUTED TO THE MEMORY CELL WHOSE STATE
IS TO BE DATA "0"

ORIGINAL PROGRAMMING DATA (D)	VERIFY DATA (V)	RE-PROGRAMMING DATA (X)	COMMENT
0	0	1	NO RE-PROGRAMMING IS EXECUTED TO THE MEMORY BIT THAT THE PROGRAMMING HAS BEEN COMPLETED
0	1	0	THE PROGRAMMING IS NOT COMPLETED, RE-PROGRAMMING IS EXECUTED
1	0	1	
1	1	1	ERASE STATE, NO PROGRAMMING IS EXECUTED

0

